|
Need Help with re-installation (originally incorrectly posted in General)
|
|
2
|
66
|
December 12, 2025
|
|
How to use iceprog to flash cu v2
|
|
2
|
104
|
December 12, 2025
|
|
Unable to Load Flash or Erase
|
|
13
|
130
|
December 1, 2025
|
|
Pt V2 FT2232H asynchronous FIFO mode
|
|
6
|
156
|
November 25, 2025
|
|
FT FT600 only works when on top?
|
|
22
|
410
|
November 18, 2025
|
|
Regulator failure on 1V8 from ADP5052ACPZ-R7 on Pt board?
|
|
4
|
89
|
November 18, 2025
|
|
Alchitry Labs: Load Flash and Load RAM remain unavailable after setup
|
|
1
|
54
|
November 18, 2025
|
|
Schematic issue on Pt (34_L21N connected to 34_L15_N)?
|
|
2
|
92
|
November 14, 2025
|
|
Using the usb as serial port
|
|
3
|
85
|
November 14, 2025
|
|
Pt bottom side to Br breakout board pinout issue
|
|
10
|
173
|
November 5, 2025
|
|
How can i use the divider_generator from vivado ip catalog
|
|
1
|
61
|
November 4, 2025
|
|
PCIe connector board
|
|
1
|
71
|
November 4, 2025
|
|
V2 Power/Control JTAG
|
|
1
|
63
|
November 4, 2025
|
|
V2 Shield Template
|
|
10
|
322
|
October 31, 2025
|
|
Thought on Litex support for the v2 boards
|
|
1
|
79
|
October 28, 2025
|
|
PCF for Cu V2 with IO V2
|
|
2
|
131
|
October 18, 2025
|
|
No Devices Detected with Vivado Hardware Manager
|
|
27
|
2660
|
October 17, 2025
|
|
Find edges of a 20MHz clock generated with the clk_wiz (CDC) problem
|
|
2
|
64
|
October 6, 2025
|
|
Cannot flash Au
|
|
32
|
337
|
October 1, 2025
|
|
Community Feedback
|
|
13
|
332
|
September 25, 2025
|
|
DDR3 different clock domains
|
|
5
|
99
|
September 18, 2025
|
|
Sense of ack_write in I2C module seems backwards
|
|
1
|
76
|
September 18, 2025
|
|
Servos safe to directly connect to Au V1
|
|
2
|
68
|
September 18, 2025
|
|
PT v2 DDR chip part number
|
|
2
|
54
|
September 18, 2025
|
|
Issues getting started with Alchitry Labs IDE 2.0.39
|
|
2
|
99
|
September 18, 2025
|
|
Component part numbers
|
|
17
|
282
|
September 11, 2025
|
|
What happened to A1, B1, A2 , B2 , A7 , B7 etc
|
|
1
|
82
|
August 15, 2025
|
|
100 ohm differential pairs
|
|
5
|
204
|
August 14, 2025
|
|
Is it possible to use Vivado to write HDL and program the V2 boards directly?
|
|
3
|
191
|
August 9, 2025
|
|
Servo on Au V2 no signal out
|
|
2
|
51
|
August 1, 2025
|