|
Labs 2 Error Message
|
|
0
|
4
|
March 18, 2025
|
|
Alchitry Au mechanical placement of connectors
|
|
6
|
34
|
March 18, 2025
|
|
Au+ Standard Vivado Project
|
|
3
|
323
|
March 18, 2025
|
|
Stacking boards
|
|
1
|
5
|
March 18, 2025
|
|
Vivado Error Using Labs 2!
|
|
5
|
37
|
March 15, 2025
|
|
Labs V2 suggestions
|
|
17
|
143
|
March 12, 2025
|
|
How to power GPIO pins on the Alchitry Br
|
|
2
|
22
|
March 11, 2025
|
|
Lucid V2 test bench help
|
|
3
|
40
|
March 6, 2025
|
|
Verilog modules are "not used"
|
|
1
|
32
|
March 6, 2025
|
|
New Alchitry Cu on macOS
|
|
9
|
60
|
March 4, 2025
|
|
Alchitry V2 Planning
|
|
109
|
725
|
March 1, 2025
|
|
Alchitry AU USB connector
|
|
11
|
97
|
March 1, 2025
|
|
Alchitry AU (V1) connector STEP file
|
|
5
|
35
|
March 1, 2025
|
|
Alchitry Cu V2 3D Print Case
|
|
0
|
26
|
February 28, 2025
|
|
Alchitry Cu External Clock
|
|
4
|
60
|
February 27, 2025
|
|
V2 on other shops?
|
|
1
|
54
|
February 24, 2025
|
|
Initial (mixed) success with the new Au v2!
|
|
3
|
46
|
February 24, 2025
|
|
Issues with I2C reading eeprom 24AA32A
|
|
3
|
43
|
February 14, 2025
|
|
Alchitry Labs freezes
|
|
7
|
83
|
February 12, 2025
|
|
Vivado legacy instalation
|
|
1
|
33
|
February 11, 2025
|
|
AU SPI question (slave mode)
|
|
44
|
181
|
February 7, 2025
|
|
Do test benches work with Verilog modules?
|
|
4
|
40
|
February 7, 2025
|
|
Does the serial terminal work with Cu V2?
|
|
7
|
53
|
February 5, 2025
|
|
CLK Generation from FPGA
|
|
6
|
90
|
February 5, 2025
|
|
Arch Linux - ChacyOS support for Alchitry Labs V2 2.0.24
|
|
2
|
53
|
January 27, 2025
|
|
IDE Hangs for large builds
|
|
3
|
40
|
January 27, 2025
|
|
Contact to Alchitry shop
|
|
1
|
33
|
January 26, 2025
|
|
Yosys error: can't guess frontend for input file
|
|
9
|
214
|
January 25, 2025
|
|
New Project fails in Ubuntu/kUbuntu with Plasma Desktop
|
|
4
|
49
|
January 24, 2025
|
|
Alchitry Pt board
|
|
1
|
69
|
January 23, 2025
|