Base Vivado project for Au+: compatibility
|
|
1
|
82
|
April 15, 2022
|
Always block
|
|
1
|
63
|
April 15, 2022
|
Troubles with CU setup
|
|
3
|
88
|
April 15, 2022
|
JTAG and QSPI Flash on Alchitry Au
|
|
2
|
90
|
April 12, 2022
|
Could not detect an Au!
|
|
7
|
95
|
March 17, 2022
|
URL typo error in the Alchitry Tutorials (Background) section
|
|
1
|
39
|
March 17, 2022
|
iceprog - Can't find iCE FTDI USB device with Alchitry CU
|
|
0
|
42
|
March 3, 2022
|
Moving data into a case statement
|
|
3
|
55
|
February 28, 2022
|
Cloning a project
|
|
2
|
39
|
February 26, 2022
|
Passing variables into case statements
|
|
0
|
33
|
February 20, 2022
|
Dead LED in display :(
|
|
4
|
44
|
January 31, 2022
|
Not really aimed at FPGA but…
|
|
2
|
23
|
January 27, 2022
|
Shields for the SparkFun DEV-17514 Alchitry Au+ Development Board
|
|
1
|
44
|
January 27, 2022
|
CORE Generator fails to generate core
|
|
0
|
29
|
January 26, 2022
|
SRAM 16 Mbit (2M x 8) 10ns board
|
|
7
|
44
|
January 23, 2022
|
Au + Board IP's
|
|
2
|
40
|
January 22, 2022
|
New to Lucid and Alchitry but...
|
|
3
|
59
|
January 21, 2022
|
FPGA configuration in SPI slave mode
|
|
1
|
36
|
January 20, 2022
|
Using Lucid for other than Demo/Tutorial designs
|
|
1
|
35
|
January 20, 2022
|
Verilog example for Serial data transfer on Au
|
|
2
|
69
|
January 17, 2022
|
AU Plus UART Capability
|
|
2
|
32
|
January 12, 2022
|
HDMI Error - tmds_encoder.luc bug?
|
|
1
|
27
|
January 11, 2022
|
Connecting multiple FPGAs?
|
|
2
|
38
|
January 11, 2022
|
MicroBlaze & Au Plus
|
|
1
|
40
|
January 11, 2022
|
routing DDR3 fails with invalid clock parameters
|
|
3
|
122
|
January 2, 2022
|
Au plus and DDR3 Tutorial
|
|
6
|
73
|
December 28, 2021
|
ADC and HDMI clock synchornization
|
|
0
|
25
|
December 27, 2021
|
Alchitry a dying project?
|
|
2
|
45
|
December 26, 2021
|
Serial Port Monitor is not Windows compatible
|
|
0
|
25
|
December 24, 2021
|
Cannot Build Cu Hello World with IceStorm
|
|
0
|
36
|
December 17, 2021
|