|
Ubuntu issues with alchitryloader and serial port
|
|
15
|
159
|
June 10, 2025
|
|
Alchitry Cu V2 Connection List
|
|
6
|
232
|
June 7, 2025
|
|
Hd signal confusion
|
|
4
|
100
|
May 18, 2025
|
|
Trouble instantiating Ft module
|
|
3
|
115
|
May 10, 2025
|
|
Trouble monitoring serial transmission on Debian
|
|
3
|
80
|
April 28, 2025
|
|
Issues with IO Board Template
|
|
4
|
131
|
April 28, 2025
|
|
no boot for alchitry au
|
|
4
|
94
|
April 20, 2025
|
|
Alchitry Au mechanical placement of connectors
|
|
7
|
166
|
April 19, 2025
|
|
Cu + Ft "Unknown port name" and Yosys Failures (V2)
|
|
2
|
85
|
April 18, 2025
|
|
Moving Projects from Lab1 to Labs2
|
|
14
|
178
|
April 17, 2025
|
|
BR V2 board pinout diagram
|
|
0
|
64
|
April 16, 2025
|
|
Error with counter component in Labs v2
|
|
3
|
121
|
April 16, 2025
|
|
Supply via USBC
|
|
1
|
70
|
April 16, 2025
|
|
Alchitry HD Demos?
|
|
2
|
83
|
April 16, 2025
|
|
How to connect 7 Segment display with Alchitry Au through breadboard?
|
|
3
|
107
|
April 8, 2025
|
|
Labs 2 Error Message
|
|
4
|
72
|
March 28, 2025
|
|
Vivado Error Using Labs 2!
|
|
7
|
149
|
March 21, 2025
|
|
Does bin_to_dec.luc handle negative numbers?
|
|
1
|
27
|
March 20, 2025
|
|
How to power GPIO pins on the Alchitry Br
|
|
2
|
119
|
March 11, 2025
|
|
Lucid V2 test bench help
|
|
3
|
99
|
March 6, 2025
|
|
Alchitry Cu External Clock
|
|
4
|
99
|
February 27, 2025
|
|
Vivado legacy instalation
|
|
1
|
53
|
February 11, 2025
|
|
AU SPI question (slave mode)
|
|
44
|
500
|
February 7, 2025
|
|
Do test benches work with Verilog modules?
|
|
4
|
88
|
February 7, 2025
|
|
Does the serial terminal work with Cu V2?
|
|
7
|
135
|
February 5, 2025
|
|
IDE Hangs for large builds
|
|
3
|
60
|
January 27, 2025
|
|
Contact to Alchitry shop
|
|
1
|
45
|
January 26, 2025
|
|
Yosys error: can't guess frontend for input file
|
|
9
|
363
|
January 25, 2025
|
|
Unable top create new project
|
|
2
|
211
|
January 20, 2025
|
|
Help/Question: Need 88 LVDS Pairs for Piano Project
|
|
9
|
224
|
January 20, 2025
|