FPGA configuration in SPI slave mode

The programming pins are broken out over the “Bank D” connector in the bottom right of the board. For the Au and Au+ these are the JTAG port.

You can connect something like a Platform Cable USB II from Xilinx to it but you will need to adapt to it, probably with a Br.

The mode pins are tied to 001 and can’t be changed.