• 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Error when Debugging with Alchitry Labs 1.2.5
#1
Hi.

When I click debug > choose the signals I want in the wave capture, I get the following error:

Code:
java.lang.NullPointerException: Cannot invoke "com.alchitry.labs.parsers.lucid.parser.LucidParser$NameContext.getText()" because the return value of "com.alchitry.labs.parsers.lucid.parser.LucidParser$Output_decContext.name()" is null
    at com.alchitry.labs.parsers.tools.lucid.toVerilog.LucidToVerilog.exitOutput_dec(LucidToVerilog.java:477)
    at com.alchitry.labs.parsers.lucid.parser.LucidParser$Output_decContext.exitRule(LucidParser.java:767)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.exitRule(ParseTreeMultiWalker.java:49)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.walk(ParseTreeMultiWalker.java:31)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.walk(ParseTreeMultiWalker.java:29)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.walk(ParseTreeMultiWalker.java:29)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.walk(ParseTreeMultiWalker.java:29)
    at com.alchitry.labs.tools.ParseTreeMultiWalker.walk(ParseTreeMultiWalker.java:29)
    at com.alchitry.labs.tools.ParserCache.walk(ParserCache.java:127)
    at com.alchitry.labs.parsers.tools.lucid.toVerilog.LucidToVerilog.convert(LucidToVerilog.java:50)
    at com.alchitry.labs.project.builders.ProjectBuilder.getVerilogFile(ProjectBuilder.java:187)
    at com.alchitry.labs.project.builders.ProjectBuilder.getVerilogFiles(ProjectBuilder.java:341)
    at com.alchitry.labs.project.builders.VivadoBuilder.generateProjectFile(VivadoBuilder.java:120)
    at com.alchitry.labs.project.builders.VivadoBuilder.projectBuilder(VivadoBuilder.java:33)
    at com.alchitry.labs.project.builders.ProjectBuilder.build(ProjectBuilder.java:152)
    at com.alchitry.labs.project.Project$build$1.invokeSuspend(Project.kt:1260)
    at kotlin.coroutines.jvm.internal.BaseContinuationImpl.resumeWith(ContinuationImpl.kt:33)
    at kotlinx.coroutines.DispatchedTask.run(DispatchedTask.kt:56)
    at kotlinx.coroutines.scheduling.CoroutineScheduler.runSafely(CoroutineScheduler.kt:571)
    at kotlinx.coroutines.scheduling.CoroutineScheduler$Worker.executeTask(CoroutineScheduler.kt:738)
    at kotlinx.coroutines.scheduling.CoroutineScheduler$Worker.runWorker(CoroutineScheduler.kt:678)
    at kotlinx.coroutines.scheduling.CoroutineScheduler$Worker.run(CoroutineScheduler.kt:665)

Please note that my project builds fine normally. It is basically a blank base AU project (Verilog).

Any ideas? 

Thanks.
  Reply
#2
The debug button should be hidden for Verilog projects. The code that modifies your design only can modify Lucid modules.
  Reply
#3
(01-14-2021, 03:09 PM)alchitry Wrote: The debug button should be hidden for Verilog projects. The code that modifies your design only can modify Lucid modules.

oooohhh. That makes sense. Will try that.

Thanks.
  Reply


Forum Jump:


Users browsing this thread: 1 Guest(s)