10-12-2022, 03:21 PM
Good afternoon,
I'm trying to connect my FPGA Au+ with the module Alchitry ft600 but there is a problem that I cannot resolve. My code must be write in VHDL and not in Lucid or Verilog. I red yours tutorial and downloaded the Lucid File but I don't know how to report this in VHDL language.
I hope that you response me as soon as possible.
Thanks at all,
Andrea
I'm trying to connect my FPGA Au+ with the module Alchitry ft600 but there is a problem that I cannot resolve. My code must be write in VHDL and not in Lucid or Verilog. I red yours tutorial and downloaded the Lucid File but I don't know how to report this in VHDL language.
I hope that you response me as soon as possible.
Thanks at all,
Andrea