• 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Au DDR tutorial gives "Critical Warning" on build
(10-09-2020, 12:29 PM)Rory Wrote: I was duplicating the tutorial on how to use the DDR memory on the Au, but I get a Critical Warning upon building. 
The design runs ok, but the "Critical" part of the warning worries me a bit.

I think the problems start right at the start when I add the Memory Controller. It complains about not finding an .xci file:

[Image: img1.png]
Compare this to exactly the same stage in the tutorial:
[Image: img2.png]

It makes the same complaint after I add the clock wizard core (in fact it seems to say this after generating any cores).
When I add in all the code (exactly duplicating the tutorial), it successfully builds, but gives me the critical warning:
Parsing XDC File [C:/NarwhalDevices/FPGA_projects/DDR_example/work/constraint/alchitry.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_0' completely overrides clock 'clk'.

Should I just ignore the warning, or is it a sign that there is something wrong, and it will come back to bite me?


Note: I'm using Windows 10, Alchitry Labs 1.2.1, and Vivado 2020.1
(see attachment for full output)

this warning: CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_0' completely overrides clock 'clk'. is caused by twice definition of clock. First is in aulchitry.acf, second is part of Clock generated by wizard. Don't care about, it is not critical. Or you can run your project in Vivado and remove first clock creation in alchitry.xdc file to avoid this critical warning.

Messages In This Thread
RE: Au DDR tutorial gives "Critical Warning" on build - by LMN128 - 10-27-2020, 07:57 AM

Forum Jump:

Users browsing this thread: 1 Guest(s)