Welcome, Guest
You have to register before you can post on our site.



Search Forums

(Advanced Search)

Forum Statistics
» Members: 288
» Latest member: christyrdiaz
» Forum threads: 111
» Forum posts: 330

Full Statistics

Online Users
There are currently 22 online users.
» 0 Member(s) | 21 Guest(s)

Latest Threads
VHDL to Verilog Conversio...
Forum: General Questions
Last Post: rrc
09-02-2020, 08:31 PM
» Replies: 2
» Views: 232
Alchitry Labs -> Alchitry...
Forum: General Questions
Last Post: alchitry
09-02-2020, 05:08 PM
» Replies: 1
» Views: 138
PING))) Ultrasonic Distan...
Forum: General Questions
Last Post: alchitry
08-26-2020, 06:39 PM
» Replies: 1
» Views: 141
I/O Magic on Au and VHDL
Forum: General Questions
Last Post: john.tilghman@protonmail.com
08-26-2020, 06:13 AM
» Replies: 3
» Views: 993
New Accounts
Forum: Announcements
Last Post: alchitry
08-25-2020, 07:57 PM
» Replies: 1
» Views: 599
How to implement a simple...
Forum: General Questions
Last Post: alchitry
08-25-2020, 07:39 PM
» Replies: 3
» Views: 659
Feature Request: Full FTD...
Forum: General Questions
Last Post: alchitry
08-25-2020, 07:36 PM
» Replies: 1
» Views: 147
Generated Verilog
Forum: General Questions
Last Post: alchitry
08-25-2020, 07:32 PM
» Replies: 2
» Views: 180
Loader "No Devices Found!...
Forum: General Questions
Last Post: alchitry
08-25-2020, 07:28 PM
» Replies: 3
» Views: 314
Microphone Array Shield
Forum: General Questions
Last Post: alchitry
08-25-2020, 07:23 PM
» Replies: 1
» Views: 149

  Mojo-ide issue
Posted by: fmentiplay - 01-17-2020, 11:33 PM - Forum: General Questions - Replies (1)

I have a Mojo v3 board. I have set up the Xilinx ISE and installed Mojo-ide on Ubuntu 19.10 running in a VM on a Toshiba Laptop.

The Xilinx software runs fine. I have been doing exercises from Simon Monk's book "Programming FPGAs"
The Mojo-ide seems to work Ok I created a Project using the LEDtoButton Lucid file. I click on the mojo_top.luc and the file is displayed. I have setup the ISE location.

But when I attempt to build the project by selecting the hammer icon, after a few lines I get the following error message on the console in mojo-ide
"application: specific initialization failed: couldn't load file "librdi_commontasks.so": libncurses.so.5: cannot open shared object file: No such file or directory"

After using $sudo find command, these files exist on the ubuntu VM.
I have tried to google a solution without success 
I think it is a path problem but I can't figure it out.
Any help would be much appreciated.

  Burning MoJo board from Xilinx ISE
Posted by: gaba - 01-14-2020, 06:42 PM - Forum: General Questions - Replies (1)

I have a mojo v3 board and I was wondering if it is possible to program the FPGA directly from Xilinx ISE, i.e, avoiding the need for mojo IDE.
Even more, maybe someday the mojo IDE could be unsupported...and in that case, it would be great to be able to use the XIlinx ISE for programming.

  Alchitry Au - IP and such..
Posted by: john.tilghman@protonmail.com - 01-06-2020, 07:49 PM - Forum: General Questions - Replies (4)

Is it possible to create/use a soft core processor on the Au ?

And would this need Lucid or Vivado ?

Also are there PWM and such available ?

I am trying to create a motor controller for a robot.


  Connecting output device to Alchitry Br
Posted by: ubluntu - 01-05-2020, 01:54 PM - Forum: General Questions - Replies (2)

Complete beginner here
I've followed some Lucid tutorials for the Alchitry Cu and managed to get the code running. Now I want to connect an output device (a speaker) but I can't seem to find a component for the pins on the Alchitry Br. How can I access the pins in the Br?

  Available Peripherals
Posted by: plasmaphase - 01-03-2020, 08:17 PM - Forum: General Questions - Replies (1)

Are there any standard peripherals (Ethernet, SD Card, sensors, etc...) that are available which conform to these headers?

  Challenges with Real World Prototyping
Posted by: mark.vriesenga - 01-01-2020, 05:05 PM - Forum: General Questions - No Replies

The Au and Cu are beautiful boards, but they are too tight for prototyping.  Here are a few new parts we need in the store to support REAL world applications of the Alchitry products.

1. Ribbon cables to connect the male/female IO headers (so that the Au and Br boards can be separated)
2. Standoff's allowing the boards can be separated (so components on the Br board to not short to the Au board)
3. A 1-bank (A, B, C, D) protoboard with the remaining space for electrically connected through (holes for building circuits)
4. A 2-bank (A+B, C+D, A+C, B+D) protoboard with the remaining space for electrically connected through (holes for building circuits)
5. A regular protoboard

In the photo below, you see that I am trying to connect a Raspberry Pi Zero W and two CAN Transcievers to the Au FPGA.  The second CAN Transciever had to be cut off since it hit the USB connector on the AU board and would create an electrical short.  This is why I need the ribbon cables and the standoffs.  

NOTE1: I will have to scrap the Br board and build a new one with the CAN Transcievers better placed.  
NOTE2: The mounting holes on the Au and Br boards do not align with the RPi mounting holes, so I had to expand one of the Br board holes with a file.


[Image: IMG-1903.jpg]

  What type of I/O headers are these?
Posted by: kennyp1369 - 12-24-2019, 01:48 AM - Forum: General Questions - Replies (2)

I want to connect I/O to this board. I don't know what type of headers these are. I don't know what to search for in terms of connectors. What style of header connection is this? I can't find any type of part description for them.

  Designing an ESP32 MCU Shield
Posted by: mark.vriesenga - 12-14-2019, 11:17 PM - Forum: General Questions - Replies (1)

I am interested in adding a WiFi-enabled microcontroller to the Au stack.  In essence, I want to use the WiFi connection to configure settings on the programmed FPGA using a tablet and a simple web page.  My fear is that the current shield design is so small, that it may be very difficult to design and build this shield.

Where can I fund the Eagle files for a blank shield?

Does anyone have advice or lessons learned on how to design this project?  (FPGA Pin selection, voltage levels, tri-state pins, ...)

Is there a preferred vendor to manufacture a new PCB?

Thank you!


  Increasing IO with SPI using the Au and Br
Posted by: MichaelTuckwell - 12-05-2019, 04:37 AM - Forum: General Questions - Replies (4)

I'm currently developing an application with the Au and Br using Alchitry Labs v1.1.6 in
Lucid, however I need many more switching outputs, so serial I/O expansion is needed.

The switching speed requirement is very high so SPI is my prefered choice and the
MCP23S17 16-Bit SPI Expander with serial interface is ideal for the application for 
extending multiple GPIOs. 

I'm asking for SPI implementation tips for the Au and Br as the current tutorial is
written for the Mojo, and I'm not sure how to use the spi_master compontent in
Alchitry Labs, or to add the SPI I/O to a constraints file. 

Also is there a Br constraints file for the Au?

Thanks in advance,


  Alchitry website down
Posted by: Anacleto86 - 11-29-2019, 09:10 AM - Forum: General Questions - No Replies

What happened to Alchitry.com? It keeps being unavailable and I cannot download the tools I need for the Mojo v3, neither reach the tutorials...

Any news?