Welcome, Guest
You have to register before you can post on our site.



Search Forums

(Advanced Search)

Forum Statistics
» Members: 609
» Latest member: haileyhazeel
» Forum threads: 189
» Forum posts: 546

Full Statistics

Online Users
There are currently 10 online users.
» 0 Member(s) | 8 Guest(s)
Bing, Google

Latest Threads
Could not detect an Au!
Forum: General Questions
Last Post: satheesh_s
07-23-2021, 01:51 AM
» Replies: 6
» Views: 2,077
LEDs on Io Breakout Board...
Forum: Tips and Tricks
Last Post: alchitry
07-22-2021, 02:35 PM
» Replies: 2
» Views: 157
Alchitry labs crashes Moj...
Forum: General Questions
Last Post: alchitry
07-22-2021, 02:33 PM
» Replies: 1
» Views: 546
DDR3 speed in example
Forum: General Questions
Last Post: alchitry
07-22-2021, 02:31 PM
» Replies: 3
» Views: 1,108
Question Shield Mojo to A...
Forum: General Questions
Last Post: alchitry
07-22-2021, 02:29 PM
» Replies: 5
» Views: 1,588
DDR3 speed of READ comman...
Forum: General Questions
Last Post: alchitry
07-22-2021, 02:27 PM
» Replies: 1
» Views: 570
Alchitry Loader - Could n...
Forum: General Questions
Last Post: alchitry
07-22-2021, 02:19 PM
» Replies: 2
» Views: 121
Constraints files
Forum: General Questions
Last Post: TechPaula
07-18-2021, 01:01 PM
» Replies: 2
» Views: 865
Au plus and DDR3 Tutorial
Forum: General Questions
Last Post: howdyrichard
07-07-2021, 05:55 PM
» Replies: 0
» Views: 76
Forum: General Questions
Last Post: D22
07-04-2021, 04:57 PM
» Replies: 0
» Views: 59

  Au plus and DDR3 Tutorial
Posted by: howdyrichard - 07-07-2021, 05:55 PM - Forum: General Questions - No Replies

It will not create the Stub file whether I use the above zip or the Au code (same results). I am using Au+. This is the error in Vivado: mig_7series_0_synth_1, Synthesis Out-of-date. Under Chang Log there are 5 errors, netlist.v are and stub.v are two of them. I did fid an article on how to make out of date be ignored but due to upgrades since 2018 I cannot find how to do it.

I saw somewhere that if a Au+ board is used then a stub file is not required.  I cannot get past the Synthesis Out-of-date error.  Anyone know the solution to this?  I am using Vivado 2020.2.

Thank you!

Question Alchitry Loader - Could not detect an Alchitry Au
Posted by: yetibob - 07-05-2021, 07:58 PM - Forum: General Questions - Replies (2)

I bought an Alchitry Au about a year ago from SparkFun and finally got around to checking it out this past weekend, however I can't get it to be recognized by the Alchitry Loader. I am running on Ubuntu Linux 20.10 and am not using alchitry labs (am using Vivado/Verilog instead of Alchitry Labs and Lucid).

The board seems to power on just fine and the leds do this wave pattern and an alternating LED pattern when the reset button is pressed down, so I assume its working ok.

I also checked dmesg and it appears that everything is being hooked up just fine there, so I am not really sure what is going on.

[ 6799.321641] usb 1-4: new high-speed USB device number 16 using xhci_hcd
[ 6799.476432] usb 1-4: New USB device found, idVendor=0403, idProduct=6010, bcdDevice= 7.00
[ 6799.476445] usb 1-4: New USB device strings: Mfr=1, Product=2, SerialNumber=3
[ 6799.476450] usb 1-4: Product: Alchitry Au
[ 6799.476454] usb 1-4: Manufacturer: Alchitry
[ 6799.476458] usb 1-4: SerialNumber: FT4ZS6I3
[ 6799.480471] ftdi_sio 1-4:1.0: FTDI USB Serial Device converter detected
[ 6799.480587] usb 1-4: Detected FT2232H
[ 6799.482908] usb 1-4: FTDI USB Serial Device converter now attached to ttyUSB0
[ 6799.484528] ftdi_sio 1-4:1.1: FTDI USB Serial Device converter detected
[ 6799.484646] usb 1-4: Detected FT2232H
[ 6799.485002] usb 1-4: FTDI USB Serial Device converter now attached to ttyUSB1

Posted by: D22 - 07-04-2021, 04:57 PM - Forum: General Questions - No Replies

I found through the process of elimination that the line

    scale = $pow(10, j);

in the bin_to_dec component caused my build to fail. Of course it is easy enough to replace it with a simple loop and that is what I did to get around the problem.

My best guess is that the problem occurs when alchitry labs converts lucid to verilog.

The Kparser could not open the .edf file.

Also note that I break the build into two steps:

1. use alchitry labs to generate the verilog and whatever else it does
2. run work\build.cmd manually to finish the build

This is due to the previous problem that I had with alchitry labs and is documented in my previous posts.

  Element FT (FTDI FT600Q) Example Project
Posted by: h0m3us3r - 06-27-2021, 04:49 AM - Forum: General Questions - No Replies

I might be blind, but I couldn't find an example project for the Element FT anywhere. Does it exist anywhere or I'm completely on my own with it?

  LEDs on Io Breakout Board Missing segments
Posted by: cosmiclightning - 06-25-2021, 08:42 AM - Forum: Tips and Tricks - Replies (2)

Here's a picture of attempting to display all 8s - a bunch of segments aren't displaying, and they're different on the different displays. I'm doing this with IceCube2 and not Alchitry Labs as I'm having the dreaded "cu_top_0_bitmap.bin) could not be found!" error in Alchitry Labs. Not sure if this is relevant.

.jpg   IMG_0384.JPG (Size: 91.93 KB / Downloads: 10)

I'm not sure what this means, any advice? Also not having pull downs is annoying, if anyone has verilog code to have intermittent pull-downs, please post it.

  Number of processor cores to be used during synthesis
Posted by: Snakebite - 05-23-2021, 12:25 PM - Forum: General Questions - Replies (1)

Hi folks,

I'm a beginner using the Alchitry Au+, currently working through the tutorials to get familiar with Lucid and the board. It works fine, I have no complaints so far.

The only thing that I'm missing is some configurability. I have an older machine with an i-8500 Processor, 6 cores. 
I noticed that in the project.tcl file the number of processors to be used seems to be hard coded to 8, so Vivado falls back to use only 2 cores. Since the build is a lengthy process, I'd like to set it to the correct value of 6 cores. Faster is better  Smile

Is there any way to modify the number of cores in the project.tcl? Is there any way to help Alchitry Labs generate a corrected "project.tcl"?

  Alchitry Labs not working at all
Posted by: jm.sellier - 05-12-2021, 08:09 PM - Forum: General Questions - Replies (2)


I recently bought an Alchitry Au and I am planning to use Alchitry Labs to program it. Unfortunately, for reasons which I really can't understand, I cannot synthesis anything from this IDE. When I push the little hammer button, the IDE says "Starting Vivado..." but then it stays like this forever.

Let me provide more info below :

- I am using Vivado 2020.1 and it works perfectly with the Alchitry Au board,
- My java is updated to the latest version, i.e. 1.8.0_291-b10,
- The Alchitry Labs version is 1.2.6,
- Everything is installed on a regularly updated Windows 10 machine.

Any idea why I am not able to build anything from this IDE? Obviously, I will provide more information, if necessary, to whoever wants to help me.


  cu_top_0_bitmap not found
Posted by: D22 - 05-11-2021, 02:36 PM - Forum: General Questions - Replies (5)

Tried to build 1st example for a Cu board using Lucid when I got this error:

Bin file (C:\Users\David\Documents\alchitry\CuLEDtoButton\work\alchitry_imp\sbt\outputs\bitmap\cu_top_0_bitmap.bin) could not be found! The build probably failed.

I see in the forum where one fellow seemed to solve the problem but he wasn't kind enough to provide the solution!!!!!

  AU - DDR3 PIn use
Posted by: TechPaula - 05-09-2021, 08:10 PM - Forum: General Questions - Replies (1)

I'm having some problems running the "memory interface generator" in vivado.
I'm trying to configure the DDR3 basic on the schematic and XDC files, however I get an error;

ERROR : The port ddr3_addr[5] is allocated in the bank 15 where the input ports are allocated. Enable the Internal Vref to use the Vref as GPIO.

now I believe, I need these lines;
set_property INTERNAL_VREF 0.7 [get_iobanks 65]
set_property INTERNAL_VREF 0.84 [get_iobanks 67]
but with those in the projects XDC file and with the project built, I still get the error.

I've tried this thread - https://forum.alchitry.com/thread-234.html
But sadly the project that is created is blank and has no mig_7series_0 module.

Could you explain how to configure this to work please?

  vitis/vivado compatibility
Posted by: oldman95 - 05-06-2021, 09:36 PM - Forum: General Questions - Replies (1)

Does Alchitry have the hardware description file for the Au board?  I think it is referred to as an xsa file.